

Questa Sim-64 10.7c

File Edit View Compile Simulate Add Transcript Tools Layout Bookmarks Window Help

100 ps

Threshold 100 Layout Coverage ColumnLayout AllColumns

Search:

sm (Recursive Coverage Aggregation) - Default

Instance

- tb
 - i1
 - DUT
 - tb
 - #INITIAL#42
 - #INITIAL#47
 - tb_sv_unit
 - std
 - #vsm_capacity#

Coverage Details

C:\Users\hp\Downloads\hyd_ram\tb_sv (tb) - by file - Default

Hits	BC	Ln#	
✓		53	finish;
		54	end
		55	endmodule
		56	
		57	
		58	
		59	
		60	
		61	
		62	
		63	

Library Files Instance Memory List sm

Transcript

```
# Loading work.mem_int(fast)
# string=tx_wr_rd_err_inst
# mem_gen::run task
#####ACTUAL DATA = 2286 #####
#####ERROR DATA = 2287 #####
#
# printing = mem_tx
# addr      = 30
# data      = 2287
# wr_rd     = 1
# err_inst = x
# bist_start= 0
#
#
# printing = mem_tx
# addr      = 30
# data      = 2286
# wr_rd     = 0
# err_inst = x
# bist_start= 0
#
#
# ** Note: finish : tb_sv(53)
# Time: 10020 ns Iteration: 0 Instance: /tb
#
# Break in Module tb at tb_sv line 53
```

Questa Sim-64 10.7c

File Edit View Compile Simulate Add Transcript Tools Layout Bookmarks Window Help

Help 100 ps

Threshold 100 Layout Coverage ColumnLayout AllColumns

Search:

sim (Recursive Coverage Aggregation) - Default

Instance

- tb
- tb_i1
- tb_DUT
- tb
- #INITIAL#42
- #INITIAL#47
- tb_sv_unit
- std
- svsm_capacity#

Library Files Instance Memory List sim

Coverage Details

C:/Users/hp/Downloads/hyd_ram/tb.sv (tb) - by file - Default

Hit	BC	Ln#
✓		53
		54
		55
		56
		57
		58
		59
		60
		61
		62
		63

Assertions Cover Directives Covergroups Wave Dataflow tb.sv

Transcript

```
# End time: 12:30:18 on Sep 09,2025, Elapsed time: 0:00:11
# Errors: 0, Warnings: 2
# vsim -novopt -suppress 12110 -suppress 3839 -coverage tx_wr_rd_bist "+testcase=tx_wr_rd_bist"
# Start time: 12:30:18 on Sep 09,2025
# ** Warning: (vsim-8891) -novopt option has no effect when used with the optimized design. -novopt option is now deprecated and will be removed in future releases.
# Loading sv_std.std
# Loading work.tb_sv_unit(fast)
# Loading work.tb(fast)
# Loading work.mem_tb(fast)
# ** Warning: (vsim-FLI-3491) Expected a system task, not a system function 'svvalueplusargs'.
# Time: 0 ps Iteration: 0 Instance: /tb File: tb.sv Line: 48
# Loading work.mem_int(fast)
# string=tx_wr_rd_bist
# mem_gen::run task
# ***** BIST STARTED *****
# ***** COMPLETED SUCCESSFULLY *****
# ** Note: $finish : tb.sv(53)
# Time: 10020 ns Iteration: 0 Instance: /tb
# 1
# Break in Module tb at tb.sv line 53

vsim4>
```

Questa Sim-64 10.7c

File Edit View Compile Simulate Add Transcript Tools Layout Bookmarks Window Help

Threshold 100 Layout Coverage ColumnLayout AllColumns

Search:

sim (Recursive Coverage Aggregation) - Default

Instance

- tb
- tl
- DUT
- tb
- #INITIAL#42
- #INITIAL#47
- tb_sv_unit
- std
- #vsm_capacity#

Coverage Details

C:/Users/hp/Downloads/hyd_ram/tb_sv (/tb) - by file - Default

Hits	BC	Ln#
✓		53
		54
		55
		56
		57
		58
		59
		60
		61
		62
		63

53 finish;


54 end


55 endmodule


Library Files Instance Memory List sim


Assertions Cover Directives Covergroups Wave Dataflow tb_sv

```
.....
string=tx_wr_rd_nov
mem_gen::run task
.....
printing = mem_tx
addr      = 30
data      = 2256
wr_rd     = 1
err_inst = x
blst_start= 0
.....
printing = mem_tx
addr      = 20
data      = 2243
wr_rd     = 1
err_inst = x
blst_start= 0
.....
printing = mem_tx
addr      = 46
data      = 2396
wr_rd     = 1
err_inst = x
blst_start= 0
.....
```









TestplanDesignDesUnits

tb

i1

DUT

tb

tb_sv_unit

Questa Design Coverage

Scope: /tb/DUT

Instance Path:
/tb/DUT

Design Unit Name:
work_ram_top

Language:
Verilog

Source File:
tb.sv

Coverage Summary By Instance:

Scope	TOTAL	Statement	Branch	FEC Condition	Toggle	FSM State	FSM Trans
TOTAL	100.00	100.00	100.00	100.00	100.00	100.00	100.00
u_dec	100.00	100.00	100.00	100.00	100.00	--	--
u_bist	100.00	100.00	100.00	100.00	100.00	100.00	100.00
u_ram	100.00	100.00	100.00	--	--	--	--
u_enc	100.00	100.00	--	--	100.00	--	--

Recursive Hierarchical Coverage Details:

Total Coverage:

100.00%

100.00%

Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Statements	50	50	0	1	100.00%	100.00%

Testplan Design DesUnits

tb

i1

DUT

tb

tb_sv_unit

work.tb

Language: System Verilog

Source File: tb.sv

Coverage Summary By Instance:

Scope	TOTAL	Statement	Branch	FEC Condition	Toggle	FSM State	FSM Trans
TOTAL	96.03	100.00	100.00	100.00	80.18	100.00	100.00
tb	87.50	100.00	--	--	75.00	--	--
i1	81.46	100.00	--	--	62.93	--	--
DUT	100.00	100.00	100.00	100.00	100.00	100.00	100.00
tb	100.00	100.00	--	--	--	--	--

Local Instance Coverage Details:

Total Coverage:	93.75% 87.50%					
Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Statements	12	12	0	1	100.00%	100.00%
Toggles	4	3	1	1	75.00%	75.00%

Recursive Hierarchical Coverage Details:

Total Coverage:	86.90% 96.03%					
Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Statements	77	77	0	1	100.00%	100.00%
Branches	24	24	0	1	100.00%	100.00%
FEC Conditions	6	6	0	1	100.00%	100.00%
Toggles	222	178	44	1	80.18%	80.18%
FSMs	7	7	0	1	100.00%	100.00%
States	4	4	0	1	100.00%	100.00%
Transitions	3	3	0	1	100.00%	100.00%